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Examining the relationship between capacitance-voltage hysteresis and accumulation 
frequency dispersion in InGaAs metal-oxide-semiconductor structures based on the 
response to post-metal annealing 
Jun Lin, Scott Monaghan, Karim Cherkaoui, Ian M. Povey, Brendan Sheehan, and Paul K. Hurley 
Tyndall National Institute, University College Cork, Cork, Ireland 
Abstract 
In this work, we investigated the effect of forming gas annealing (FGA, 5% H2 / 95% N2, 250 oC to 450 oC) on 
border trap density in high-k/InGaAs metal-oxide-semiconductor (MOS) systems using accumulation frequency 
dispersion and capacitance-voltage (CV) hysteresis analysis. It is demonstrated that the optimum FGA 
temperature that reduces the accumulation frequency dispersion is 350 oC for HfO2/n-InGaAs and 450 oC for 
Al2O3/n-InGaAs MOS system. Volume density of border traps (Nbt) is estimated using the accumulation 
frequency dispersion based on a distributed model for border traps. It is shown that for HfO2/n-InGaAs MOS 
system, Nbt is reduced from 9.4×1019 cm-3eV-1 before FGA to 6.3×1019 cm-3eV-1 following FGA at 350 oC. For 
the case of Al2O3/n-InGaAs MOS system, Nbt is reduced from 5.7×1019 cm-3eV-1 for no FGA to 3.4×1019 cm-3eV-
1 for FGA at 450 oC. Furthermore, it is shown that the most pronounced reduction in border trap density 
estimated from CV hysteresis analysis is observed at the same optimum FGA temperature that reduces the 
accumulation frequency dispersion, indicating that these two techniques for border trap analysis are correlated. 




   One of the main challenges facing the development 
of metal-oxide-semiconductor field effect transistors 
(MOSFETs) and Tunnel FETs based on InGaAs 
channels is the understanding and passivation of 
border traps which are predominantly located near the 
high-k/InGaAs interface layer and can exchange 
charges with the semiconductor bands via a tunnelling 
process [1, 2]. Border traps have now been understood 
to result in accumulation frequency dispersion in 
InGaAs MOS structures, leading to a drop in 
measured total capacitance (Ctot) with frequency (ω) 
[3], and the impact of border traps is evident up to 1 
GHz and beyond [4]. Border traps with relatively long 
time constants can also be manifest as capacitance-
voltage (CV) hysteresis. In this work, we reported on 
the effect of forming gas annealing (FGA) on border 
trap density estimated from accumulation frequency 
dispersion and CV hysteresis in high-k/InGaAs MOS 
structures. Furthermore, we examined the correlation 
between accumulation frequency dispersion and CV 
hysteresis. 
 
2. Experimental  
   The samples used in this work were n-doped and p-
doped InP (100) substrates with 2 μm n-type (S at 
4×1017 cm-3) and p-type (Zn at 4×1017 cm-3) InxGa1-
xAs (x = 0.53) epitaxial layers, respectively, grown by 
metal organic vapour phase epitaxy (MOVPE). Prior 
to oxide deposition, all the samples were treated in the 
optimized 10% (NH4)2S passivation and then 
transferred to the atomic layer deposition (ALD) 
chamber within a minimum time (~ 3 min) as 
described in [5]. Either Al2O3 or HfO2 was deposited 
as the high-k oxide on the InGaAs surface. The Al2O3 
has a nominal thickness of 8 nm and was deposited by 
ALD at 300 oC using Al(CH3)3 (TMA) and H2O. The 
HfO2 has a nominal thickness of 8 nm and was 
deposited by ALD at 250 oC using Hf[N(CH3)C2H5]4 
(TEMAH) and H2O. Ni(70 nm)/Au(90 nm) was used 
as the metal gate and was formed by electron beam 
evaporation and a lift-off process. Both the 
Au/Ni/Al2O3/InGaAs and Au/Ni/HfO2/InGaAs MOS 
capacitors were treated by post-metal FGA (5% H2 / 
95% N2) at a series of temperatures (250 oC, 300 oC, 
350 oC, 400 oC and 450 oC) for 30 min, and one 
sample from each MOS structure was not treated by 
FGA as a control sample. Annealing after metal 
deposition is beneficial as the metal plays a role in 
dissociating H2 into atomic H which is needed for the 
passivation of defects.  
 
   All the CV measurements were recorded at room 
temperature using an E4980 LCR meter. The CV 
hysteresis sweeps were measured starting from 
inversion and sweeping upwards to accumulation, and 
without a stress time, subsequently sweeping 
downwards to inversion. In addition, all CV hysteresis 
sweeps were recorded at 1 MHz in order to minimize 
the interface state responses. The surface charge 
trapping density is quantified using the equation  
                     Qtrapped = (V×Cox)/q                           (1) 
where Qtrapped is the density of trapped charge in cm-2, 
ΔV is the CV hysteresis in V, Cox is the oxide 
capacitance in F/cm2, and q is the elementary charge 
in C. Equation (1) assumes the trapped charge is 
located at the high-k/InGaAs interface. 
 
3. Results and Discussion 
   The multi-frequency (20 Hz to 1 MHz) CV 
characteristics for Au/Ni/HfO2(8nm)/n-InGaAs MOS 
structure (no FGA) and the corresponding CV 
hysteresis are illustrated in Fig. 1, demonstrating a 
large frequency dispersion of ~4.6%/decade estimated 
at the maximum voltage (Vmax) in accumulation and a 
surface border trap density (Qtrapped) of 5.9×1012 cm-2 

















Fig. 1: (a) Multi-frequency (20 Hz to 1 MHz) CV 
characteristics, and the corresponding (b) CV hysteresis (1 
MHz) for Au/Ni/HfO2(8nm)/n-InGaAs MOS capacitor with 
no FGA. The frequency dispersion estimated in 
accumulation (at Vmax = 2.5 V) in (a) is ~4.6%/decade and 
the CV hysteresis (V) in (b) corresponds to a surface 
trapping density of 5.9×1012 cm-2. 
 
   In order to reduce the density of border traps, which 
cause both accumulation frequency dispersion and CV 
hysteresis, FGA with a temperature series was 
performed. Accumulation frequency dispersion for 
HfO2(8nm)/n-InGaAs MOS structures treated by FGA 
temperature series is shown in Fig. 2 (a), illustrating 
that the accumulation frequency dispersion goes 
through a valley with the increasing FGA 
temperature, and the optimum FGA temperature (Topt) 
is observed to be 350 oC. The increase in frequency 
dispersion above 350 oC could be due to diffusion of 
As and In into the oxide, which is known to occur at ≥ 
350 oC [6, 7] and can create more oxide defects. For 
Al2O3(8nm)/n-InGaAs MOS structure, the 
accumulation frequency dispersion decreases with 
increasing FGA temperature up to 450 oC as shown in 
Fig. 2 (b). This suggests that Al2O3 can suppress 
elemental diffusion compared to HfO2. For the case of 
p-InGaAs, increase in accumulation frequency 
dispersion is also observed in HfO2(8nm)/p-InGaAs 
(Fig. 2 (c)) at higher FGA temperatures due to 
elemental diffusion, and for Al2O3(8nm)/p-InGaAs 
(Fig. 2 (d)), no clear trend is observed and the average 
frequency dispersion is ~5.2%/decade.  
 
 
Fig. 2: Accumulation frequency dispersion for Au/Ni gate 
over (a) HfO2(8nm)/n-InGaAs, (b) Al2O3(8nm)/n-InGaAs, 
(c) HfO2(8nm)/p-InGaAs and (d) Al2O3(8nm)/p-InGaAs 
MOS capacitors treated by FGA temperature series. The 
Al2O3 samples treated by FGA 400 oC exhibits non-regular 
behavior in terms of gate leakage and CV responses and are 
therefore omitted in the discussions. 
 
Moreover, a significant accumulation frequency 
dispersion is observed in HfO2/p-InGaAs and 
Al2O3/p-InGaAs when compared to their n-type 
InGaAs counterparts. This indicates that the Fermi 
level movement is strongly restricted in the InGaAs 
lower bandgap and is even being pinned (especially 
for HfO2/InGaAs); therefore accumulation of holes is 
unlikely achieved. Hence, the discussion of border 
traps will be focused only on n-InGaAs.   
 
Based on a distributed model for border traps using 
the measured total capacitance (Ctot) and measured 
total conductance (Gtot) in accumulation as a function 
of frequency () [3], the volume density of border 
traps (Nbt) is estimated for HfO2 and Al2O3 n-type 
samples treated with the optimum FGA temperatures 
compared to the no FGA samples as shown in Fig. 3 
(Gtot versus  not shown). The fitting was performed 
using equation (2) and the fitting parameters are listed 
in Table I. It is demonstrated that Nbt is reduced from 
9.4×1019 cm-3eV-1 to 6.3×1019 cm-3eV-1 following 
FGA at 350 oC for HfO2 sample, and Nbt is reduced 
from 5.7×1019 cm-3eV-1 to 3.4×1019 cm-3eV-1 
following FGA at 450 oC for Al2O3 sample. Based on 
the model, border traps located ~ 1 nm to 2 nm into 
the oxide are probed under the frequency range 
investigated. The drop in capacitance below = 6283 
rad/s (i.e. 1 kHz) for both HfO2 and Al2O3 samples is 
possibly due to the effect of noise at low frequencies. 
Moreover, it is observed that for Al2O3 sample in Fig. 
3 (b) above 300 kHz the experimental data deviates 
from the fitting and exhibits a higher slope of Ctot 
versus log(). This abrupt increase in the gradient of 
the capacitance versus log () at higher frequencies is 
consistent with the measurement frequency range 
probing the border trap population located at < 1 nm 
from the oxide/InGaAs interface, where very large Nbt 
values (> 1×1021 cm-3eV-1) are reported [4]. It is noted 
that this high density of border traps located at < 1 nm 
from the oxide/InGaAs interface will also respond at 
all frequencies lower than 300 kHz. However, for 
frequencies of 300 kHz and below, there is no change 
in the response of these near interface border traps 
with reducing frequency, and consequently they are 
not manifest in the gradient Ctot versus log() from 
which Nbt is determined. The abrupt change in 
gradient of Ctot versus log() above 300 kHz in the 
Al2O3/InGaAs MOS is consistent with the sharp 
increase in Nbt towards oxide/InGaAs interface in the 
HfO2/Al2O3/InGaAs gate stack reported in [4].  It is 
noted that this gradient change is not detected for the 
HfO2/InGaAs MOS structure within the measurement 
window (20 Hz to 1 MHz), indicating that the 
increase in Nbt towards the oxide/InGaAs interface is 
not as large, or that the peak density is located outside 



















Fig. 3: Measured Ctot versus frequency (solid symbols) for 
Au/Ni gate over (a) HfO2(8nm)/n-InGaAs and (b) 
Al2O3/(8nm)/n-InGaAs MOS. The fittings (solid lines) were 
performed based on the border trap model in [3]. 
 
Table I: Ref. [3] fitting parameters for Fig. 3 for 















9.4×1019 6.3×1019 5.7×1019 3.4×1019 
tox (cm) 7.5×10-7 7.5×10-7 7.38×10-7 7.38×10-7 
ox 12 13.45 8.6 8.6 
Cs 
(F/cm2) 
2.2×10-6 4.2×10-6 3.4×10-6 6.5×10-6 
m* 
 
0.22 0.22 0.23 0.23 
Eox-E 
(eV) 
1.5 1.5 2.2 2.2 
0 (s) 2.9×10












      (2) 
where Y(x): the equivalent admittance at a point x looking 
into the semiconductor, ω: angular frequency,ox: relative 
permittivity of the high-k oxide, ε0: vacuum permittivity,   q: 
elementary charge, border traps = Nbt×(1/q) cm-3eV-1, 
m*(m0=9.11×10−31 kg): effective mass of electron in the 
oxide, Eox - E: energy level of border traps near EC with 
respect to the energy of the top of the dielectric tunnelling 
barrier [8]0: time constant associated with the tunnelling 
process. The boundary condition is Y (x = 0) = jωCs, where 
Cs: InGaAs semiconductor capacitance. Equation (2) is 
solved from x = 0 to x = tox, where tox: oxide thickness. 
Equation (2) is reproduced  from [3] equation (7). 
 
   The effect of FGA on CV hysteresis (V) was also 
analyzed based on a study of V (or Qtrapped) versus 
overdrive voltage (Vov), where Vov = Vmax - Vfb and 
Vfb is the nominal flatband capacitance. Qtrapped versus 
Vov is plotted in a log-log scale in Fig. 4 (a) for 
HfO2(8nm)/n-InGaAs and Fig. 4 (b) for 
Al2O3(8nm)/n-InGaAs. The power law exponent is 
referred to as the voltage acceleration factor (γ-factor) 
[9, 10]. A higher γ-factor is required as this indicates a 
reduced trap density at operating voltage. The γ-factor 
and Qtrapped (at Vov = 2 V) are also presented for HfO2 
(Fig. 4 (c) and (e)) and for Al2O3 (Fig. 4 (d) and (f)). 
For the HfO2/n-InGaAs MOS structure, an 
improvement in γ-factor is observed at intermediate 
FGA temperatures (Topt = 350 oC), indicating that the 
width of the energy distribution of trapping defects is 
narrower, resulting in a lower trap density that the 
Fermi level can access near the conduction band edge. 
Therefore this results in a significant reduction in 
Qtrapped as shown in Fig. 4 (e). For the case of Al2O3/n-
InGaAs, γ-factor stays almost a constant following 
FGA at 250 oC and 300 oC, however, Qtrapped is 
decreased. This suggests that the distribution of 
border traps remains unchanged but the density of 
total border traps is reduced. Following FGA at ≥ 350 
oC, γ-factor is improved, resulting in a further 
reduction in Qtrapped as shown in Fig. 4 (f). It is noted 
that the most pronounced improvement in γ-factor and 
reduction in Qtrapped based on CV hysteresis 
measurements are observed at the same FGA 
temperature that reduces the accumulation frequency 
dispersion, where Topt = 350 oC for HfO2/n-InGaAs 
and Topt = 450 oC for Al2O3/n-InGaAs. This 
observation implies that CV hysteresis and 
accumulation frequency dispersion are likely probing 
the same underlying oxide defects, even though the 





Fig. 4: Qtrapped (from CV hysteresis) versus overdrive 
voltage (Vov), voltage acceleration factor (-factor) versus 
FGA temperature and Qtrapped (at Vov =2 V) versus FGA 
temperature for Au/Ni gate over HfO2(8nm)/n-InGaAs and 
Al2O3/(8nm)/n-InGaAs MOS. Note that the improvement in 
















The optimum Qtrapped for HfO2 sample (Fig. 4 (e)) and 
Al2O3 sample (Fig. 4 (f)) corresponds to a volume 
density of 1.57×1019 cm-3 and 5.39×1018 cm-3, 
respectively, assuming the CV probes defects over a 
distance of 1 nm within the oxide with a spatially 
uniform trap density. These values are lower than 
those estimated from Fig. 3 using accumulation 
frequency dispersion (Vov ~ 2 V). The discrepancy 
between accumulation frequency dispersion and CV 
hysteresis is due to the fact each technique is partially 
probing border traps, which can have a wide 
distribution in energy levels and also a spatial 
distribution into the oxide [11]. As illustrated in Fig. 
5, accumulation frequency dispersion only probes 
border traps around a single energy level (with Nbt in 
unit of cm-3 per eV) at Vmax. However, CV hysteresis 
arises from the filling the border trap energy levels 
below the Fermi level (Ef) at Vmax, and at distances 
into the oxide, which do not re-emit the trapped 
charge during the reverse sweep of the CV response.  
The calculation of Nbt from the accumulation 
capacitance frequency dispersion at various values of 
Vmax in accumulation yields the energy distribution of 
Nbt, which can be subsequently be integrated to obtain 
the Nbt value in units [cm-3]. This analysis allows a 
more detailed correlation analysis to be undertaken, 
and is the subject of on-going studies.  
 
 
Fig. 5: Band diagram for n-InGaAs MOS capacitor showing 
(a) accumulation frequency dispersion which probes border 
traps at a single energy level at Vmax, and (b) CV hysteresis 




The effect of FGA (5% H2 / 95% N2) on border trap 
density in high-k/InGaAs MOS systems was studied 
using accumulation frequency dispersion and CV 
hysteresis. The optimum FGA temperature to reduce 
accumulation frequency dispersion is observed to be 
350 oC for HfO2/n-InGaAs, where Nbt is reduced from 
9.4×1019 cm-3eV-1 to 6.3×1019cm-3 eV-1. For the case 
of Al2O3/n-InGaAs, continuous reduction in Nbt with 
FGA temperature is recorded, where Nbt is reduced 
from 5.7×1019 cm-3eV-1 for no FGA, to 3.4×1019 cm-
3eV-1 for a 450 oC FGA. Moreover, the most 
pronounced reduction in border trap density estimated 
from CV hysteresis is observed at the same optimum 
FGA temperature that reduces the accumulation 
frequency dispersion, suggesting the two techniques, 
even though they probe different distances into the 
oxide, are correlated.  
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 Border traps in HfO2/InGaAs and 
Al2O3/InGaAs MOS structures were 
studied 
 Forming gas annealing temperature 
series was performed 
 C-V hysteresis and accumulation 
frequency dispersion were analysed 
and compared 
 C-V hysteresis probes the border 
traps below the Fermi level  
 Accumulation frequency dispersion 
probes border traps at a single energy 
level  
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